HC08 Timer with an External Clock Source

by: Alban Rampon
8/16-bit Division
East Kilbride

Introduction

All HC08 microcontrollers include at least one timer module (TIM). This module is very useful for generating or capturing time-dependent signals.

The data sheet describes what the timer module is capable of and how to use it.

This application note provides further information on how the timer behaves with an external clock source. A typical application that could use the timer in such a way would be a frequency counter.

As an aid to understanding, an example with sample code is provided in the appendix at the end of this document.

Functional Description

*Features of the TIM can include*

- Two to six input capture/output compare channels
  - Rising-edge, falling-edge or any-edge input capture trigger
Introduction

- Set, clear or toggle output compare action
- Buffered and unbuffered pulse width modulation (PWM) signal generation
- Programmable TIM clock input
  - Seven frequency internal bus clock prescaler selection
  - External TIM clock input (4 MHz maximum frequency)
- Free-running or modulo up-count operation
- Toggle any channel pin on overflow
- TIM counter Stop and Reset bits

Block Diagram

Figure 1 shows the structure of the TIM, taken from an MC68HC908GZ60 (two channels represented out of the six available). The central component of the TIM is the 16-bit counter, which can operate as a free-running counter or a modulo up-counter. The TIM counter provides the timing reference for the input capture and output compare functions. The TIM counter modulo registers, TMODH:TMODL, control the modulo value of the timer counter. Software can read the TIM counter value at any time without affecting the counting sequence.

In the case of the HC908GZ60, the six timer channels are programmable independently as input capture or output compare channels. In other devices, the number of channels may vary from two to six; however, the rest of the module remains identical.
Timer Counter Prescaler

The timer clock source can be one of the seven prescaler outputs or the timer clock pin (PTD6/T2CH0 on HC908GZ60). The prescaler generates seven clock rates from the internal bus clock.

The prescaler select bits, PS[2:0], in the timer status and control register select the timer clock source.
### Using an External clock

On some timer modules, it is possible to count using an external signal rather than the bus clock or the bus clock divided by 2, 4, … up to 64. In this case, the prescaler PS[2:0] must be set to %111, i.e., TxSC_PS0 = 1, TxSC_PS1 = 1, and TxSC_PS2 = 1. (Refer to the data sheet for a full description of the timer status and control register.)

On the HC908GZ60, PTD6/T2CH0 is an external clock input that can be selected as the clock source for the TIM counter, instead of selecting the divided internal bus clock.

The minimum TCLK pulse width, TCLKLowMIN or TCLKHighMIN, is:

\[
\frac{1}{BusFrequency} + t_{SU}
\]

Eq. 1

The maximum TCLK frequency is the lower of the following values:

\[
4 \text{ MHz or } \frac{BusFrequency}{2}
\]

Eq. 2

**NOTE**

PTD6/T2CH0 is available as a general-purpose I/O pin or ADC channel when not used as the TIM clock input. When the PTD6/T2CH0 pin is the TIM clock input, it is an input regardless of the state of the DDRD4 bit in data direction register D.

---

### Table 1. Timer Prescaler Values

<table>
<thead>
<tr>
<th>PS[2:0]</th>
<th>TIM2 Clock Source</th>
</tr>
</thead>
<tbody>
<tr>
<td>000</td>
<td>Internal Bus Clock ÷ 1</td>
</tr>
<tr>
<td>001</td>
<td>Internal Bus Clock ÷ 2</td>
</tr>
<tr>
<td>010</td>
<td>Internal Bus Clock ÷ 4</td>
</tr>
<tr>
<td>011</td>
<td>Internal Bus Clock ÷ 8</td>
</tr>
<tr>
<td>100</td>
<td>Internal Bus Clock ÷ 16</td>
</tr>
<tr>
<td>101</td>
<td>Internal Bus Clock ÷ 32</td>
</tr>
<tr>
<td>110</td>
<td>Internal Bus Clock ÷ 64</td>
</tr>
<tr>
<td>111</td>
<td>T2CH0</td>
</tr>
</tbody>
</table>

**NOTES:**
- 1. Not all timers allow all possible values; refer to the device data sheet.
This mode can be used to build a frequency counter. The count is taken periodically with a programmable interrupt timer (PIT) or time base module (TBM), and the frequency is calculated (i.e., the number of counts per second), depending on the counting period. Both PIT and TBM are periodic interrupt generator modules.

The timer block diagram shows the timer reset signal, TxSC_TRST, linked to the prescaler. The reset is synchronous with the timer counter clock.

The external square wave counted cannot have its edge occurrences compared with or linked to those of the bus clock.

With a bus clock running at 32 MHz, the timer reset command will be present for $\frac{1}{(32 \times 10^6)} = 31.25$ ns. If the timer clock does not receive an edge within this time, the timer will NOT see the reset request properly and, therefore, the counter value might not be zero when the following count starts. Consequently, if the counter is not reset properly, the next count will be wrong.

To avoid this potential risk, the reset should be asynchronous with the external signal.

By switching the clock source prescaler to the internal bus clock before resetting the counter, the reset command is no longer dependent on the external signal. The clock source should be switched back to the external clock source before the counter restarts.

The appendix at the end of this document contains an example (flowchart and software) that illustrates a possible way to implement this recommendation.

In the example, a frequency is counted. The PIT is programmed to generate an interrupt every 0.5 seconds. The signal frequency is calculated by multiplying the result by two and storing it in an array. This gives the count per second, i.e., the frequency.

However, depending on the application, the user may find that the asynchronous reset presents a suitable solution.
APPENDIX

Program Flowchart

1. PIT ISR called
2. Stop Timer
3. Read Timer counter value
4. Set prescaler to Clock\textsubscript{BUS}
5. Acknowledge Interrupt (clear flag)
6. Reset the Timer counter
7. Set prescaler to Clock\textsubscript{EXT}
8. Start Timer
9. Store count value
Sample Code

```c
#ifndef __AN2701_PIT_ISR_C
#define __AN2701_PIT_ISR_C    /* if this H file not included, include */

#include "hc08az60a.h"

#include "hc08az60a.h"

/* Function Name : _PitISR
Engineer      : A.Rampon
Date          : 01/04/04
Parameters    : NONE
Returns       : NONE
Notes         : Interrupt service routine for PIT.*/

#pragma TRAP_PROC

Void _PitISR(void) {
    /* Temporarily variable used to clear flag */
    unsigned char dummyRead;

    /* Stop TIMB */
    TSTOP_TB = 1;

    /* Take the counter value */
    RealCount = TBCNT;
}```
APPENDIX

    /* Set prescaler to internal bus clock */
    PS0_TB = 0;
    PS1_TB = 0;
    PS2_TB = 0;

    /* load PSC: needed for clearing POF */
    dummyRead = PSC;

    /* reset POF flag=PIT overflow flag bit*/
    /* = PIT_Interrupt-Acknowledge */
    PSC &= ~0x80;

    /* Clear prescaler and counter */
    TRST_TB = 1;

    /* Set prescaler to external clock */
    PS0_TB = 1;
    PS1_TB = 1;
    PS2_TB = 1;

    /* Start TIMB */
    TSTOP_TB = 0;

    /* Insert in Buffer */
    if (ResultBufferPtr<50)
      {
        ResultBuffer[ResultBufferPtr] = RealCount *2;
        ResultBufferPtr++;
      }
}
Information in this document is provided solely to enable system and software implementers to use Freescale Semiconductor products. There are no express or implied copyright licenses granted hereunder to design or fabricate any integrated circuits or integrated circuits based on the information in this document.

Freescale Semiconductor reserves the right to make changes without further notice to any products herein. Freescale Semiconductor makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does Freescale Semiconductor assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation consequential or incidental damages. “Typical” parameters which may be provided in Freescale Semiconductor data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including “Typicals” must be validated for each customer application by customer’s technical experts. Freescale Semiconductor does not convey any license under its patent rights nor the rights of others. Freescale Semiconductor products are not designed, intended, or authorized for use as components in systems intended for surgical implant into the body, or other applications intended to support or sustain life, or for any other application in which the failure of the Freescale Semiconductor product could create a situation where personal injury or death may occur. Should Buyer purchase or use Freescale Semiconductor products for any such unintended or unauthorized application, Buyer shall indemnify and hold Freescale Semiconductor and its officers, employees, subsidiaries, affiliates, and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death associated with such unintended or unauthorized use, even if such claim alleges that Freescale Semiconductor was negligent regarding the design or manufacture of the part.

Freescale™ and the Freescale logo are trademarks of Freescale Semiconductor, Inc. All other product or service names are the property of their respective owners. © Freescale Semiconductor, Inc. 2004.