Introduction

The SPEAr600 embedded MPU features a multi-port memory controller for interfacing with external DDR or DDR2 memory devices.

This application note describes how to configure the MPMC to use different types of DDR and DDR2 memories and tune the parameters in accordance with JEDEC requirements and the flexibility available in the application.
Contents

1 SPEAr600 memory controller overview ........................................... 3

2 DDR overview ................................................................. 5
   2.1 DDR2 vs. DDR1 ......................................................... 5
       2.1.1 Package differences ............................................. 7
       2.1.2 Power supply differences ...................................... 8
       2.1.3 Other feature differences ..................................... 8
   2.2 Addressing .............................................................. 8

3 DDR programming in Spear600 .................................................... 10

4 Configuring SPEAr MPMC for a specific DDR memory part ............. 11

5 DDR controller delay lines tuning .............................................. 13
   5.1 Reading from DRAM .................................................... 13
   5.2 Writing to DRAM ....................................................... 13
       5.2.1 Example using these parameters .............................. 14

6 PCB layout recommendations .................................................... 16

7 Pad descriptions and configurations .......................................... 17
   7.1 SSTLPAD_CFG_CTR register configuration .......................... 20

Appendix A Acronyms ............................................................. 22

Revision history ................................................................. 23
1 SPEAr600 memory controller overview

In the SPEAr600 embedded MPU, different memory controllers provide interfaces between the system elements/blocks and external memory.

The MPMC multi-port memory controller is used for interfacing DDR (double data rate) synchronous dynamic RAM (SDRAM). It is also responsible for reliable read-write operations to the memory. In a powerful system like SPEAr600, there are several system elements which may need to communicate with external DDR memory at any time to increase system efficiency. This is possible because the memory provides data at very high speed and system elements need time to process that data, so this time can be utilized by other system elements to transfer data to/from the memory. For example, during the time that the CPU processes some data or instructions, another master interface (CPU or DMA) can read or write to the memory. This can be handled by the MPMC’s multi-port capability.

For maximum flexibility the MPMC has one AHB slave port to configure the memory controller registers and seven AHB slave ports for data.

Figure 1: SPEAr600 architecture

In order to understand how the various IPs interact with the external memory through the multi-port memory controller, the table below shows the driving masters present in SPEAr600 and the corresponding memory controller AHB slave data port.
Note: RAS_L, RAS_H, RAS_E and RAS_Z are specific ports that can be used in customized SPEAr MPUs to connect masters to the external DDR.

This memory controller supports DDR1 and DDR2 devices following JEDEC standard up to the clock frequency of 333MHz (data rate of 667 MT/sec). As the memory controller supports DDR1 & DDR2 at different frequencies for almost all DDR part manufacturers, MPMC must be programmed with the right timing parameters required for the selected DDR memory part, selected DDR frequency, selected CAS latency etc.

This memory controller supports DDR1 and DDR2 devices, compliant with JEDEC standards, up to a clock frequency of 333 MHz (data rate 667 MT/sec). As the memory controller supports DDR1 and DDR2 at different frequencies for almost all DDR part manufacturers, MPMC must be programmed with the right timing parameters required for the selected DDR memory part, DDR frequency, CAS latency etc.

### Table 1. Memory controller AHB data ports

<table>
<thead>
<tr>
<th>Memory controller AHB data port</th>
<th>Driving masters</th>
</tr>
</thead>
<tbody>
<tr>
<td>M0</td>
<td>CPU2</td>
</tr>
<tr>
<td>M1</td>
<td>CPU1</td>
</tr>
<tr>
<td>M2</td>
<td>RAS_L, EXPI</td>
</tr>
<tr>
<td>N3</td>
<td>DMA master 1, RAS_H, EXPI</td>
</tr>
<tr>
<td>M4</td>
<td>Ethernet GMAC, RAS_Z</td>
</tr>
<tr>
<td>M5</td>
<td>USB subsystem</td>
</tr>
<tr>
<td>M6</td>
<td>RAS_E, CLCD controller</td>
</tr>
</tbody>
</table>
2 DDR overview

2.1 DDR2 vs. DDR1

DDR1 and DDR2 memory modules are widely used in desktop PCs. Their full name is DDR (double data rate) SDRAM (synchronous DRAM), which is a variant of dynamic RAM. Dynamic RAM differs from static RAM because the former, constituted by both transistors and capacitors, requires constant refreshing to restore the values in the capacitors while the latter, constituted only by transistors, does not require refreshing, resulting in much higher performance. However, SRAMs are much more expensive than DRAMs.

Going back to SDRAM, this type of memory utilizes a synchronous interface: this means that it waits for a clock pulse to transfer data, and thus it is synchronized with the system bus and the processor. SDRAM transfers one bit (per data line) of data per clock cycle.

DDR SDRAM technology doubles the bandwidth of SDRAM under optimal conditions. In fact, SDRAM transfers data on every clock cycle (to be specific, on the rising edge of every clock cycle), while DDR transfers data on both the rising and the falling edge of a clock cycle. Therefore, two bits (per data line) are transferred on every clock cycle. In order to do this, two bits are accessed from the memory array (where data is actually stored) for each data line on every clock cycle, this process is called the “2-bit prefetch”. In this way, the interface’s clock speed remains constant, but the data bus effectively doubles in frequency.

The figure below shows a simple DDR1 SDRAM architecture example.

Figure 2. DDR1 SDRAM architecture

In general, a DRAM (non synchronous) address is presented in two parts: a row and a column address. The row and the column are multiplexed on the same set of address pins (DDR_MEM_ADDR[14:0] with reference to SPEAr600 pins) to reduce package, size and cost. First, the row address is loaded, or strobed, into the row address latch via the row address strobe, or RAS, followed by the column address with the column address strobe, or CAS. The Read data propagate to the output after a specified access time. Write data are presented at the same time as the column address, because it is the column strobe that actually triggers the transaction, whether read or write. The SDRAM internal state logic operates on discrete commands that are presented to it. The signals RAS and CAS (DDR_MEM_RAS and DDR_MEM_CAS, SPEAr600 pins) are still present, but they function as part of other control signals to form commands rather than simple strobes.

Most of the input signals to the state logic shown in Figure 2 combine to form the discrete commands listed in Table 2.
A clock enable, CLKE (DDR_MEM_CLKEN, SPEAr600 pin), must be high for normal operations. Interface control signals are sampled on the rising clock edge. As SDRAM devices are manufactured in multibyte data bus width, Data (DDR_MEM_DQ, SPEAr600 pins) is a 16-bit wide bus in SPEAr600, the data mask DM (DDR_MEM_DM [1:0], SPEAr600 pins) provides a convenient way to selectively mask individual bytes from being written or being driven during reads.

Some common functions include activating a row for future access, performing a read, and precharging a row (deactivating a row, often in preparation for activating a new row).

The first requirement, for example, to read an SDRAM is to activate the desired row, on the desired bank (DDR_MEM_BA [2:0], SPEAr600 pins). To do this, you must use an activate command by asserting RAS for one cycle while presenting the desired bank and row address.

The next command issued to continue the transaction is a read. However the controller must wait a number of cycles that corresponds to the DRAM array’s row-activate to column-strobe delay time. To use the read command, you must assert CAS and present the desired bank select and column address, along with the auto precharge (AP) flag. A particular bank must be selected because the multibank SDRAM architecture enables reads from any bank. In the case of reads and writes, the assertion of AP (address line 10) tells the SDRAM to automatically precharge the activated row after the requested transaction completes. Precharging a row returns it to quiescent state and also clears the way for another row in the same bank to be activated next time. A single bank cannot have more than one row active at any given time. Once the controller issues the read command, it must wait a predetermined number of cycles before the data is returned by the SDRAM. This delay is known as CAS latency. The data interface contains the data strobe signal (DDR_MEM_DQS [1:0], SPEAr600 pins). It is a bidirectional clock that is used to synchronize the reads and writes on the data bus.

### Table 2. Basic SDRAM command set

<table>
<thead>
<tr>
<th>Command</th>
<th>CS</th>
<th>RAS</th>
<th>CAS</th>
<th>WE</th>
<th>Address</th>
<th>AP/A10</th>
</tr>
</thead>
<tbody>
<tr>
<td>Bank activate</td>
<td>L</td>
<td>L</td>
<td>H</td>
<td>H</td>
<td>Bank, row</td>
<td>A10</td>
</tr>
<tr>
<td>Read</td>
<td>L</td>
<td>H</td>
<td>L</td>
<td>H</td>
<td>Bank, column</td>
<td>L</td>
</tr>
<tr>
<td>Read with auto-precharge</td>
<td>L</td>
<td>H</td>
<td>L</td>
<td>H</td>
<td>Bank, column</td>
<td>H</td>
</tr>
<tr>
<td>Write</td>
<td>L</td>
<td>H</td>
<td>L</td>
<td>L</td>
<td>Bank, column</td>
<td>L</td>
</tr>
<tr>
<td>Write with auto-precharge</td>
<td>L</td>
<td>H</td>
<td>L</td>
<td>L</td>
<td>Bank, column</td>
<td>H</td>
</tr>
<tr>
<td>No operation</td>
<td>L</td>
<td>H</td>
<td>H</td>
<td>H</td>
<td>X</td>
<td>X</td>
</tr>
<tr>
<td>Burst terminate</td>
<td>L</td>
<td>H</td>
<td>H</td>
<td>L</td>
<td>X</td>
<td>X</td>
</tr>
<tr>
<td>Bank precharge</td>
<td>L</td>
<td>L</td>
<td>H</td>
<td>L</td>
<td>X</td>
<td>L</td>
</tr>
<tr>
<td>Precharge all banks</td>
<td>L</td>
<td>L</td>
<td>H</td>
<td>L</td>
<td>X</td>
<td>H</td>
</tr>
<tr>
<td>Mode register set</td>
<td>L</td>
<td>L</td>
<td>L</td>
<td>L</td>
<td>Configuration</td>
<td>Configuration</td>
</tr>
<tr>
<td>Auto refresh</td>
<td>L</td>
<td>L</td>
<td>L</td>
<td>H</td>
<td>X</td>
<td>X</td>
</tr>
<tr>
<td>Device deselect</td>
<td>H</td>
<td>X</td>
<td>X</td>
<td>X</td>
<td>X</td>
<td>X</td>
</tr>
</tbody>
</table>
Being a 2\textsuperscript{nd} generation DDR, the most important improvement found in DDR2 memory is its transfer data rate or bandwidth. As in the case of DDR SDRAM vs. SDRAM, the bandwidth of DDR2 memory can double the bandwidth of DDR. DDR already operates on both the rising and the falling edge of the clock, so DDR2 can achieve twice the bandwidth by doubling the I/O buffer frequency. DDR2 utilizes a “4-bit prefetch” architecture: this means that 4 bits of data are moved from the memory array to the I/O buffer per data line for each core clock cycle. The core clock cycle refers to the cycle time of the memory array, and the frequency of the memory array is half of the I/O buffers and \(\frac{1}{4}\) of the data rates.

The table below compares the main features of DDR1 and DDR2.

### Table 3. DDR1 and DDR2 at a glance

<table>
<thead>
<tr>
<th>Features</th>
<th>DDR1</th>
<th>DDR2</th>
</tr>
</thead>
<tbody>
<tr>
<td><strong>Frequency specifications</strong></td>
<td></td>
<td></td>
</tr>
<tr>
<td>Data rate</td>
<td>200/266/333/400 Mbps</td>
<td>400/533/667 Mbps</td>
</tr>
<tr>
<td>Bus frequency</td>
<td>100/133/166/200 MHz</td>
<td>200/266/333 MHz</td>
</tr>
<tr>
<td>DRAM core frequency</td>
<td>100/133/166/200 MHz</td>
<td>100/133/166 MHz</td>
</tr>
<tr>
<td>Prefetch size</td>
<td>2 bit</td>
<td>4 bit</td>
</tr>
<tr>
<td>Burst length</td>
<td>2/4/8</td>
<td>4/8</td>
</tr>
<tr>
<td>Data strobe</td>
<td>Single DQS</td>
<td>Differential Strobe: DQS, /DQS</td>
</tr>
<tr>
<td>CAS latency</td>
<td>1.5, 2, 2.5</td>
<td>3, 4, 5</td>
</tr>
<tr>
<td>Write latency</td>
<td>1T</td>
<td>Read latency-1</td>
</tr>
<tr>
<td><strong>Power Specs</strong></td>
<td></td>
<td></td>
</tr>
<tr>
<td>Core voltage (VDD)</td>
<td>2.5 V</td>
<td>1.8 V</td>
</tr>
<tr>
<td>I/O voltage (VDDQ)</td>
<td>SSSTL_2(2.5 V)</td>
<td>SSSTL_1.8(1.8 V)</td>
</tr>
<tr>
<td><strong>Format</strong></td>
<td></td>
<td></td>
</tr>
<tr>
<td>Packaging</td>
<td>TSOP(II), TBGA</td>
<td>FBGA</td>
</tr>
<tr>
<td><strong>Compatibility with DDR1</strong></td>
<td></td>
<td></td>
</tr>
<tr>
<td>Command Set</td>
<td>Same as DDR1</td>
<td></td>
</tr>
<tr>
<td>Parameters</td>
<td>Same as DDR1</td>
<td></td>
</tr>
<tr>
<td><strong>Bus Utilization and Signal Integrity</strong></td>
<td></td>
<td></td>
</tr>
<tr>
<td>New features</td>
<td>ODT</td>
<td></td>
</tr>
<tr>
<td></td>
<td>OCD calibration</td>
<td></td>
</tr>
<tr>
<td></td>
<td>Posted CAS</td>
<td></td>
</tr>
<tr>
<td></td>
<td>Additive latency</td>
<td></td>
</tr>
</tbody>
</table>

#### 2.1.1 Package differences

DDR2 memories have smaller size packages with less electrical noise, thus resulting in improved integrity at higher operating frequencies.
2.1.2 Power supply differences

DDR2 operates at 1.8 V. This is a 28% reduction compared to DDR1, which combined with power saving features such as smaller page sizes and an active power down mode results in power consumption advantages.

2.1.3 Other feature differences

DDR2 has also some other new features like on die termination (ODT). Around the memory slots on a DDR1-supporting motherboard, there can be termination resistors, which are used to eliminate excessive signal noise. For DDR2 modules, the termination resistors are built into the chip, which are far closer to the source of the noise. This ODT feature can reduce interference within the chip, thus guaranteeing the stability and reliability of DDR2 memory when working under high frequencies.

There are other features such as Posted CAS and Additive latency, which work together to prevent data collisions and utilize the data bus more efficiently, as well as the off-chip driver calibration (OCD), which increases signal integrity and system timing margin as well.

2.2 Addressing

Once configured, you do not need to worry about the DDR protocol; you can access the DDR by directly accessing the memory address. In SPEAr600, DDR is mapped from 0x0000_0000 to 0x3FFF_FFFF: that means that an addressable space of 1 GB is dedicated to the external DRAM. In this way you can address, using all the 30 address bits, up to 2 x 4 Gb memory chips. Only 256 Mb x 16 cuts are possible because of the presence of only 14 address lines, DDR_MEM_ADDR [14:0]. In this case, the use of the bits is divided in the following way:

- 10 bits for column address
- 3 bits for bank address
- 15 bits for row address

In the user address, bit 0 is used to select the width of the datapath. It is fixed to ‘0’ if the datapath is 16 bit and if the datapath is 8 bit, it is fixed to ‘1’.

So in this case:

- User_address [0] = datapath;
- User_address [10:1] = column address;
- User_address [13:11] = bank address;
- User_address [28:14] = row address;
- User_address [29] = chip select;

Regardless of the memory cut selected, the CPU always sees a contiguous addressable space. For this reason, the memory controller always shifts the memory address parts (row, bank and column) in the user address according to the physical memory cut attached and its configuration.
For example, the situation for the cut 128 Mb x 8 in eight and four bank mode is shown below:

- **128 Mb x 8 (eight bank mode, all 3 bank address bits are used)**
  - User_address [0] = datapath;
  - User_address [10:1] = column address;
  - User_address [13:11] = bank address;
  - User_address [27:12] = row address;
  - User_address [28] = chip select;

- **128 Mb x 8 (four bank mode, only 2 bits are used for the bank address)**
  - User_address [0] = datapath;
  - User_address [10:1] = column address;
  - User_address [12:11] = bank address;
  - User_address [26:13] = row address;
  - User_address [27] = chip select;

SPEAr600 supports DDR1 and DDR2 devices. The memory controller needs to be configured once at system startup depending on the memory type, size, and vendor and on the frequency you want to work with.
3 DDR programming in Spear600

In the SPEAr600 LSP (Linux support package), the memory controller is programmed in a small piece of firmware executed just after boot ROM code and named “Xloader”. The standard Xloader provided by STMicroelectronics is coded for the DDR2 device installed on the ST SPEAr600 evaluation board. The memory part available on ST's evaluation board is either an mt47H64M16_3 1-Gbit or an mt47H32M16 viz. 512-Mbit capacity DDR2 device.

You need to:

- Change the setting of the memory controller in case of different vendor /different memory sizes. Refer to Section 4: Configuring SPEAr MPMC for a specific DDR memory part for the procedure to follow.
- Fine tune the DLL to find the best settings of the MPMC in the your application board, as explained in Section 5: DDR controller delay lines tuning.

The objective of the next two sections is to provide all the information you need to customize the “general purpose” MPMC settings provided by ST, modifying them to match your application requirements.
4 Configuring SPEAr MPMC for a specific DDR memory part

Many timing parameters such as CAS latency, Trc, refresh timings etc. need to be fulfilled for reliable DDR read/writes. These timing parameters become much more important at higher frequencies like 333 MHz or 666 MT/seconds. You need to configure these timing parameters in the MPMC registers at system startup before using DDR. Although almost all DDR manufacturers fulfill the JEDEC specifications, still these timing parameters vary slightly with different memory manufacturers and also for different memory parts within the same DDR manufacturer. So you must program the SPEAr MPMC register to configure the timing parameters based on the memory device and the clock frequency in use on the application board.

For many MPMC registers, you need to convert the timings mentioned in the memory datasheet to number of clock cycles according to the required frequency. After the conversion, these values must be written to the correct bit field location in the right register address of MPMC: this requires careful study.

To help you, ST provides a Web tool giving the complete MPMC register configuration for SPEAr devices and for each selected DDR part.

Note: To access the Web tool for generating the register configuration file, please contact your ST representative.

You need to provide the following information:
1. Product name, for example SPEAr600 or SPEAr300
2. DDR part to be used
3. Required DDR frequency
4. CAS latency supported by the selected DDR part at the selected frequency
5. Required burst length (fixed to 4 in case of DDR2)

The figure below shows a snapshot of the page of the Web tool.

Figure 3. ST SPEAr600 configuration manager
This tool allows you to select memories and request the configuration values. A progress page is displayed while the script runs, and the file can be downloaded when the script completes.

Once the configuration values for SPEAr600 are obtained from the Web tool for the selected DDR part, these values should be updated in the Xloader code.

In the Xloader code, there are separate DDR configuration files for SPEAr600 in a folder named “DDR”. You need to create another similar DDR configuration file for the memory part in use with the values received from the Web tool. Moreover, it is necessary to make sure that the PLL of the SPEAr system used to clock DDR is programmed for the selected DDR frequency. Refer to the miscellaneous block chapter of the SPEAr600 user manual for details.
5  DDR controller delay lines tuning

There are certain JEDEC timing requirements for DDR signals on the memory part side for writes and at the controller side for reads. All DRAM and memory controller manufacturers follow these timing specifications for reliable data read/write. Because of PCB properties (for example, track lengths, impedance, device Substrate, memory loading, etc), it is necessary to tune these signals/parameters in order to be in accordance with the specifications and maximize the specifications margin for the signals at DRAM and memory controller side. This tuning can be done by delaying/shifting the signals (DQS and data) with respect to each other and the core clock.

5.1 Reading from DRAM

DDR (dual data rate) memories send a data strobe (DQS) signal coincident with the read data so that the read data can be reliably captured by the memory controller. The edges of this strobe are aligned with the data output by the DRAM devices. The paths for the data and the associated data strobe signals should be routed with the same length between the capture logic and the DRAM devices, allowing the rising and falling edges of the data strobe to arrive at the capture logic at the same time the data is in transition. However, the raw data strobe signal cannot be used as a clock to capture the data, since the data will not be stable when the data strobe edges are rising and falling. Instead, a delayed version of the data strobe signal must be used to capture the data. The delay added to the data strobe signals should be such that the margin to capture the read data is maximized. Because the frequency of the data strobe signal is matched to the system clock, the delay is a relative number based on the period of the system clock.

On SPEAr devices, this delay is managed by dll_dqs_delay_1 and dll_dqs_delay_0 parameters (MPMC_Register_39, at offset 0x9C from base address of MPMC) respectively for upper 8 bits and lower 8 bits of the memory datapath.

5.2 Writing to DRAM

DDR memories require that the DQS data strobe arrives at the DDR within a certain window around the clock. This value (tdqss) is specified in fractions of a clock cycle. Most DRAM devices specify this value between +/- 0.25 and 0.2 of a clock cycle. This translates to a valid window of between 0.5 and 0.4 of a clock cycle.

The DRAM devices expect the data strobe signal to be shifted by the memory controller in order to allow the DRAM the maximum margin for capturing the data with the data strobe signal sent to the DRAM devices from the memory controller.

The DLL maintains two delay lines for sending write data and the write data strobe. The first delay line delays the main clock so that the write data strobe transition reaches the DRAM as synchronously as possible with the clock edge under typical operating conditions. The second delay line adjusts the clock that is used to output the write data. This clock should be adjusted to maximize the setup and hold requirements around the write strobe.

Both the DQS (for write) and Data (DQ) signals from the SPEAr device are controlled by the programmable parameters dqs_out_shift (MPMC_Register_40, at offset 0xA0 from base address of MPMC) and wr_dqs_shift (MPMC_Register_41, at offset 0xA4 from base address of MPMC). These two parameters for writes are valid for both bytes that constitute the
memory data path, in contrast to the read parameters dll_dqs_delay_x. These parameters allow these two clocks to be delayed by a fixed percentage of the core clock.

In short, for writing to DDR you need to:
1. Align DQS signal with respect to the clock
2. Adjust DQ signals to the specs (1/4 cycle) relative to DQS.

This can be done by programming the following registers:
- MPMC_CTL_40: to align DQS (write) to the clock signal
- MPMC_CTL_41: to adjust DQ signal to within 1/4 clock cycle of DQS.

There is only one register, mentioned previously, to center the read DQS signal in the clock signal:

MPMC_CTL_39: to activate the DQS signal in the middle of the data valid signal

The delay introduced by these parameters can be determined based on the following equation,

\[ \text{Delay} = \text{delays in one cycle} \times \text{param [6:0]} / 128. \quad (\text{Equation 1}) \]

Where param is one of the following parameters:
- wr_dqs_shift
- dqs_out_shift
- dll_dqs_delay_X

The value "delays in one cycle" is automatically generated by the memory controller DCC (delay compensation circuit) master delay line that calculates the number of delay elements that constitute a complete cycle in an adaptive way (according to PVT variations).

5.2.1 Example using these parameters

At DDR frequency of 333 MHz (666 MT/sec):

One cycle time = 3 ns

If Write DQS generated by the memory controller is in phase with the clock on the controller side and also at the DRAM end (effects of PCB tracks, substrate track length are compensated), then DQS can be aligned to the clock by two values of wr_dqs_shift parameter which are 0 or 0x7F.

Equation 1

\[ \text{Delay} = 3 \text{ ns} \times 0 = 0 \text{ or} \]
\[ = 3 \text{ ns} \times 128/128 = 3 \text{ ns} \]

In both cases either the delay between write DQS and clock is zero or 3 ns (one clock cycle), so the two signals which are Data strobe/DQS and clock would be aligned.

But in actual scenarios, the write DQS generated by the memory controller is slightly shifted. At higher frequencies like 333 MHz, clock cycle time is very small (3 ns) and a deviation of more than ¼ clock cycle time is not accepted. So we need to change this parameter value from its ideal value of 0x0 or 0x7F. Just for reference, the value for this parameter in the SPEAr600 evaluation board is 0x72.
Similarly to make the DQ signal within \( \frac{1}{4} \) clock time of DQS, according to Equation 1 the value 0x5F would be in an ideal scenario. Of course we need to tune this parameter because of the same above mentioned reason. Just for reference, the value for this parameter for in the SPEAr600 evaluation board is 0x55.

During reading from DRAM, memories send data strobe (DQS) signal coincident with the read data. In ideal scenarios to make DQS signal in the middle of data valid window, we need to delay DQS signal by \( \frac{1}{4} \) of clock cycle as data is read on both rising & falling edges.

So the value of the \texttt{dll\_dqs\_delay\_X} parameter should be 0x1F according to Equation 1. In practice, you need to tune this value as per the board and device. The value used in the SPEAr600 evaluation board for this parameter is 0x0A for both \texttt{dll\_dqs\_delay\_X} parameters.
6 PCB layout recommendations

Layout and PCB parameters play a very important role for DDR, especially when the system runs at high frequencies like 333 MHz (667 MT/sec).

AN2797 PCB layout guidelines for SPEAr600 provides recommendations for DDR signal routing, track lengths and impedances. Please strictly follow these guidelines. This application note also provides the required data to balance the length of the data/control tracks going to the DDR chips.

PCB simulation is also strongly suggested to make sure that PCB does not introduce signal reflection and to determine violations in the communication between MPMC and DDR. The IBIS model of the DDR interface of SPEAr600 is available to run these simulations. Refer to AN2715 IBIS models for signal integrity simulation of SPEAr600 applications.

The schematics and layouts of the SPEAr600 evaluation board is available and can be used as reference design and starting point for your application design.
7 Pad descriptions and configurations

To ensure correct behavior of the memory controller in any application, you need to properly configure the various pads that interface the DDR memory.

The following table contains the complete list of the SPEAr600 pads involved with the use of DDR.

Table 4. SPEAr600 memory controller pads

<table>
<thead>
<tr>
<th>Signal</th>
<th>Pad type</th>
<th>Direction</th>
</tr>
</thead>
<tbody>
<tr>
<td>DDR_MEM_COMP2V5_REXT</td>
<td>ANA_2V5_STAG</td>
<td></td>
</tr>
<tr>
<td>DDR_MEM_COMP1V8_REXT</td>
<td>ANA_1V8_STAG</td>
<td></td>
</tr>
<tr>
<td>DDR_MEM_ADDR[14:0]</td>
<td>BDPROGDDRSCARUDQP_VDDE/GNDE_1V8_2V5_NORES_STAG</td>
<td>OUT</td>
</tr>
<tr>
<td>DDR_MEM_RAS</td>
<td>BDPROGDDRSCARUDQP_VDDE/GNDE_1V8_2V5_NORES_STAG</td>
<td>OUT</td>
</tr>
<tr>
<td>DDR_MEM_CAS</td>
<td>BDPROGDDRSCARUDQP_VDDE/GNDE_1V8_2V5_NORES_STAG</td>
<td>OUT</td>
</tr>
<tr>
<td>DDR_MEM_WE</td>
<td>BDPROGDDRSCARUDQP_VDDE/GNDE_1V8_2V5_NORES_STAG</td>
<td>OUT</td>
</tr>
<tr>
<td>DDR_MEM_CS[1:0]</td>
<td>BDPROGDDRSCARUDQP_VDDE/GNDE_1V8_2V5_NORES_STAG</td>
<td>OUT</td>
</tr>
<tr>
<td>DDR_MEM_BA[2:0]</td>
<td>BDPROGDDRSCARUDQP_VDDE/GNDE_1V8_2V5_NORES_STAG</td>
<td>OUT</td>
</tr>
<tr>
<td>DDR_MEM_CLKEN</td>
<td>BDPROGDDRSCARUDQP_VDDE/GNDE_1V8_2V5_NORES_STAG</td>
<td>OUT</td>
</tr>
<tr>
<td>DDR_MEM_GATE_OPEN[1:0]</td>
<td>BDPROGDDRSCARUDQP_VDDE/GNDE_1V8_2V5_NORES_STAG</td>
<td>INOUT</td>
</tr>
<tr>
<td>DDR_MEM_ODT[1:0]</td>
<td>BDPROGDDRSCARUDQP_VDDE/GNDE_1V8_2V5_NORES_STAG</td>
<td>OUT</td>
</tr>
<tr>
<td>DDR_MEM_DM[1:0]</td>
<td>BDPROGDDRSCARUDQP_VDDE/GNDE_1V8_2V5_NORES_STAG</td>
<td>OUT</td>
</tr>
<tr>
<td>DDR_MEM_DQS[1:0]</td>
<td>BDCLKDDRSCARUDQP_1V8_2V5_NORES_STAG</td>
<td>INOUT</td>
</tr>
<tr>
<td>nDDR_MEM_DQS[1:0]</td>
<td>BDCLKDDRSCARUDQP_1V8_2V5_NORES_STAG</td>
<td>INOUT</td>
</tr>
<tr>
<td>DDR_MEM_DQ[15:0]</td>
<td>BDPROGDDRSCARUDQP_VDDE/GNDE_1V8_2V5_NORES_STAG</td>
<td>INOUT</td>
</tr>
<tr>
<td>DDR_MEM_CLKP</td>
<td>BDCLKDDRSCARUDQP_1V8_2V5_NORES_STAG</td>
<td>OUT</td>
</tr>
<tr>
<td>DDR_MEM_CLKN</td>
<td>BDCLKDDRSCARUDQP_1V8_2V5_NORES_STAG</td>
<td>OUT</td>
</tr>
<tr>
<td>DDR_MEM_VREF</td>
<td>VREFSSTL_1V8_STAG</td>
<td></td>
</tr>
<tr>
<td>DDR2_EN</td>
<td>BD2TARUQP_3V3_STAG</td>
<td>IN</td>
</tr>
</tbody>
</table>

Except for some reference pads, all the pads can be divided into two main groups on the basis of the nature of the digital cell present in the pad:

- Data cell (BDPROGDDRSCARUDQP_VDDE/GNDE_1V8_2V5_NORES_STAG)
- Clock cell (BDCLKDDRSCARUDQP_1V8_2V5_NORES_STAG)

The figures below show the data cell and clock cell architecture.
Figure 4. Data cell architecture

A0SRC2V5 to A6SRC2V5
for 1.8 V or 2.5 V
Compensation ASRC code

RTT = RVAL1/2 or RVAL2/2

150 Ω

150 Ω

150 Ω

150 Ω
All the pins of the digital cells are controlled on the basis of the configuration of the Miscellaneous register SSTLPAD_CFG_CTR (0xFCA000F0). Refer to the User Manual for further details.
7.1 **SSTLPAD_CFG_CTR register configuration**

The pads should be configured according to the type of memory in use (DDR1 or DDR2).

**In the SSTLPAD_CFG_CTR register**, Bits [19:16] and bit [0] are used in conjunction with pin DDR2_EN to configure the pads in hardware or software mode.

- **Bits [19:16] = 0000**: hardware configuration mode.
  - In this mode, the input level of the DDR2_EN pin selects the configuration (DDR2_EN =1 = configuration for DDR2) and DDR_PAD register [0] is don't care.

- **Bits [19:16] = 0110**: software configuration mode.
  - In this mode, the value of DDR_PAD register [0] selects the configuration (1 = configuration for DDR2) and pin DDR2_EN is don't care.

All other combinations are not allowed.

**Bit [15]** is a status bit and reflects the status of the pin DDR2_EN.

All the other combinations are not allowed.

All these settings establish the value for the pin DDR2V5 of pad data and clock cells and configure them to operate properly on the basis of the memory type attached.

**Bit [14]** establishes the nature of the common reference for all SSTL pads.

0 = internal reference and
1 = external reference.

It is recommended to use an external reference to improve the stability.

**Bit [12]** decides the nature of the clock cells: fully differential (differential) or pseudo-differential (single ended). This bit controls the pin STRB of the pad clock cell, but only for the pads DDR_MEM_DQS [1:0]. When in DDR1 mode the bit 12 must be set to 1 to put the pads in single ended mode.

For the pad DDR_MEM_CLKP/N the pin STRB is blocked to 0. These pads operate in differential mode both in DDR1 and DDR2 operating mode.

**Bits [11:10]** respectively control the pull-up and the pull-down of pins PDNCLKB2V5 and PUPCLKB2V5 of the pad clock cells for the DDR_MEM_DQS[1:0] pads. See **Table 5** for the settings.

**Bits [9: 8]** respectively control the pull-up and the pull-down of pins PDNCLK2V5 and PUPCLK2V5 of the pad clock cells for the DDR_MEM_DQS[1:0] pads. See **Table 5** for the settings.

**Bits [7: 6]** respectively control the pull-up and the pull-down of pins PDNCLKB2V5 and PDNCLKB2V5 of the pad clock cell for the DDR_MEM_CLKP/N pads. See **Table 5** for the settings.

**Bits [5: 4]** control the pull-up and the pull-down of the pins PU2V5 and PDN2V5 of all pad data cells. See **Table 5** for the settings.

**Table 5. Pull-up and pull down settings**

<table>
<thead>
<tr>
<th>Bit pair value</th>
<th>Meaning</th>
</tr>
</thead>
<tbody>
<tr>
<td>00</td>
<td>pull-down active and pull-up not active</td>
</tr>
<tr>
<td>01</td>
<td>forbidden</td>
</tr>
</tbody>
</table>
The bit 3, bit 2 and bit 1 control respectively the pins ZPROGOUTA2V5, PROGA2V5, PROGB2V5 for all pad data and clock cells.

The following notes apply to these three bits:
- They are independent, but not completely uncorrelated. All 8 combinations are valid, but are partially overlapping.
- They are board dependent, and must be determined during the tuning phase for every PCB type.
- They depend on the PCB characteristic impedance and the frequency of the DDR signals.

Bit [3], the drive mode bit, changes the output impedance of the pad and must be set in accordance with the PCB load.

It must be set to 0 (strong mode) when the characteristic impedance of the PCB is up to 50 Ohm.

It must be set to 1 (weak mode) when the characteristic impedance of the PCB is from 50 to 70 Ohm.

Bits [2] and [1], prog_a and prog_b, set the “way” the internal transistors of the pad are loaded as well as the resulting effect on the slope of the signal. These 2 bits define 4 increments of increasing capability: from 00 (slower slope) to 11 (higher slope). All intermediate values are valid.

When you deal with high frequency signals, you should configure higher slopes to increase the data valid window, keeping in mind that the higher the slope, the more the signal reflection.

---

Table 5. Pull-up and pull down settings (continued)

<table>
<thead>
<tr>
<th>Bit pair value</th>
<th>Meaning</th>
</tr>
</thead>
<tbody>
<tr>
<td>10</td>
<td>pull-down not active and pull-up not active (default)</td>
</tr>
<tr>
<td>11</td>
<td>pull-down not active and pull-up active</td>
</tr>
</tbody>
</table>
Appendix A  Acronyms

Table 6. Acronyms used in this document

<table>
<thead>
<tr>
<th>Acronym</th>
<th>Definition</th>
</tr>
</thead>
<tbody>
<tr>
<td>ARM</td>
<td>Advanced RISC machine</td>
</tr>
<tr>
<td>CETK</td>
<td>Windows CE test kit</td>
</tr>
<tr>
<td>DDR</td>
<td>Double data rate SDRAM</td>
</tr>
<tr>
<td>DLL</td>
<td>Delay locked loop</td>
</tr>
<tr>
<td>DQ</td>
<td>DDR data</td>
</tr>
<tr>
<td>DQS</td>
<td>DDR data strobe</td>
</tr>
<tr>
<td>FAT</td>
<td>File allocation table</td>
</tr>
<tr>
<td>LSP</td>
<td>Linux support package</td>
</tr>
<tr>
<td>MPMC</td>
<td>Multi-port memory controller</td>
</tr>
<tr>
<td>USB</td>
<td>Universal serial bus</td>
</tr>
</tbody>
</table>
Revision history

Table 7. Document revision history

<table>
<thead>
<tr>
<th>Date</th>
<th>Revision</th>
<th>Changes</th>
</tr>
</thead>
<tbody>
<tr>
<td>06-Jan-2010</td>
<td>1</td>
<td>Initial release.</td>
</tr>
</tbody>
</table>
Please Read Carefully:

Information in this document is provided solely in connection with ST products. STMicroelectronics NV and its subsidiaries (“ST”) reserve the right to make changes, corrections, modifications or improvements, to this document, and the products and services described herein at any time, without notice.

All ST products are sold pursuant to ST’s terms and conditions of sale.

Purchasers are solely responsible for the choice, selection and use of the ST products and services described herein, and ST assumes no liability whatsoever relating to the choice, selection or use of the ST products and services described herein.

No license, express or implied, by estoppel or otherwise, to any intellectual property rights is granted under this document. If any part of this document refers to any third party products or services it shall not be deemed a license grant by ST for the use of such third party products or services, or any intellectual property contained therein or considered as a warranty covering the use in any manner whatsoever of such third party products or services or any intellectual property contained therein.

UNLESS OTHERWISE SET FORTH IN ST’S TERMS AND CONDITIONS OF SALE ST DISCLAIMS ANY EXPRESS OR IMPLIED WARRANTY WITH RESPECT TO THE USE AND/OR SALE OF ST PRODUCTS INCLUDING WITHOUT LIMITATION IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE (AND THEIR EQUIVALENTS UNDER THE LAWS OF ANY JURISDICTION), OR INFRINGEMENT OF ANY PATENT, COPYRIGHT OR OTHER INTELLECTUAL PROPERTY RIGHT.

UNLESS EXPRESSLY APPROVED IN WRITING BY AN AUTHORIZED ST REPRESENTATIVE, ST PRODUCTS ARE NOT RECOMMENDED, AUTHORIZED OR WARRANTED FOR USE IN MILITARY, AIR CRAFT, SPACE, LIFE SAVING, OR LIFE SUSTAINING APPLICATIONS, NOR IN PRODUCTS OR SYSTEMS WHERE FAILURE OR MALFUNCTION MAY RESULT IN PERSONAL INJURY, DEATH, OR SEVERE PROPERTY OR ENVIRONMENTAL DAMAGE. ST PRODUCTS WHICH ARE NOT SPECIFIED AS “AUTOMOTIVE GRADE” MAY ONLY BE USED IN AUTOMOTIVE APPLICATIONS AT USER’S OWN RISK.

Resale of ST products with provisions different from the statements and/or technical features set forth in this document shall immediately void any warranty granted by ST for the ST product or service described herein and shall not create or extend in any manner whatsoever, any liability of ST.

ST and the ST logo are trademarks or registered trademarks of ST in various countries.

Information in this document supersedes and replaces all information previously supplied.

The ST logo is a registered trademark of STMicroelectronics. All other names are the property of their respective owners.

© 2010 STMicroelectronics - All rights reserved

STMicroelectronics group of companies
Australia - Belgium - Brazil - Canada - China - Czech Republic - Finland - France - Germany - Hong Kong - India - Israel - Italy - Japan - Malaysia - Malta - Morocco - Philippines - Singapore - Spain - Sweden - Switzerland - United Kingdom - United States of America

www.st.com