Print Page
MT53E2G64D8TN-046 WT:C
DRAM, Mobile LPDDR4, 128 Gbit, 2G x 64bit, 2.133 GHz, LFBGA, 556 Pins
Image is for illustrative purposes only. Please refer to product description.
Available to Order
register your interest here
| Quantity | Price |
|---|---|
| 1+ | Rs.11,701.110 |
| 5+ | Rs.10,773.080 |
| 10+ | Rs.10,263.720 |
| 25+ | Rs.9,845.660 |
Price for:Each
Minimum: 1
Multiple: 1
Rs.11,701.11
Enter Your Part No/Line Note
Added to your Order Confirmation, Invoice, and Dispatch note for this order only.
This number will be added to the Order Confirmation, Invoice, Dispatch note, Web confirmation Email and Product Label.
Product Information
ManufacturerMICRON
Manufacturer Part NoMT53E2G64D8TN-046 WT:C
Order Code4050886
Technical Datasheet
DRAM TypeMobile LPDDR4
Memory Density128Gbit
Memory Configuration2G x 64bit
Clock Frequency Max2.133GHz
IC Case / PackageLFBGA
No. of Pins556Pins
Supply Voltage Nom1.1V
IC MountingSurface Mount
Operating Temperature Min-25°C
Operating Temperature Max85°C
Product Range-
SVHCNo SVHC (17-Dec-2015)
Product Overview
MT53E2G64D8TN-046 WT:C is a 16Gb mobile low-powerDDR4 SDRAM with low VDDQ. It is a high-speed, CMOS dynamic random-access memory device. This device is internally configured with 2 channels or 1 channel ×16 I/O, each channel having 8-banks. It has selectable output drive strength (DS), clock-stop capability. It has programmable VSS (ODT) termination, single-ended CK and DQS support.
- Operating voltage is 1.10V (VDD2)/0.60V or 1.10V (VDDQ)
- 2Gig x 64 configuration, LPDDR4, 8 die addressing, C design
- Packaging style is 556-ball LFBGA 12.4 x 12.4 x 1.23mm (Ø0.24 SMD)
- Cycle time is 046 = 468ps, ᵗCK RL = 36/40, clock rate is 2133MHz
- Operating temperature range is –25°C to +85°C, data rate per pin is 4266Mb/s
- 16n prefetch DDR architecture, 8 internal banks per channel for concurrent operation
- Single-data-rate CMD/ADR entry, bidirectional/differential data strobe per byte lane
- Programmable READ and WRITE latencies (RL/WL), Upto 8.5 GB/s per die x16 channel
- Programmable and on-the-fly burst lengths (BL = 16,32), partial-array self refresh (PASR)
- Directed per-bank refresh for concurrent bank operation and ease of command scheduling
Technical Specifications
DRAM Type
Mobile LPDDR4
Memory Configuration
2G x 64bit
IC Case / Package
LFBGA
Supply Voltage Nom
1.1V
Operating Temperature Min
-25°C
Product Range
-
Memory Density
128Gbit
Clock Frequency Max
2.133GHz
No. of Pins
556Pins
IC Mounting
Surface Mount
Operating Temperature Max
85°C
SVHC
No SVHC (17-Dec-2015)
Technical Docs (1)
Legislation and Environmental
Country of Origin:
Country in which last significant manufacturing process was carried outCountry of Origin:Taiwan
Country in which last significant manufacturing process was carried out
Country in which last significant manufacturing process was carried outCountry of Origin:Taiwan
Country in which last significant manufacturing process was carried out
Tariff No:85381090
US ECCN:EAR99
EU ECCN:NLR
RoHS Compliant:Yes
RoHS
RoHS Phthalates Compliant:Yes
RoHS
SVHC:No SVHC (17-Dec-2015)
Download Product Compliance Certificate
Product Compliance Certificate
Weight (kg):.000001